

## **Amendments to the Claims**

5 Please cancel claim 12 and amend claim 1 as shown in the following list of claims. This listing of claims will replace all prior versions, and listings, of claims in the application.

1 1. (currently amended) A memory device comprising, in a single integrated  
2 circuit package:

3 a static memory means defining at least first and second nodes  
4 communicatively connected with read and/or write data lines, wherein the static  
5 memory means comprises a pair of cross-coupled inverters, each of the cross-  
6 coupled inverters including first and second transistors that are connected in  
7 series, sources of the first transistors of the cross-coupled inverters being  
8 connected to each other; and

9 at least one non-volatile memory means associated with said static  
10 memory means, and writing data stored therein to said static memory means; said  
11 non-volatile memory means comprising a first non-volatile element having a  
12 control gate connected to a first node and a source connected to a second node,  
13 and a second non-volatile element having a control gate connected to the second  
14 node and a source connected to the first node, the drain of each non-volatile  
15 element being connected by means of a respective transistor to a supply means;  
16 characterized in that said respective transistors are arranged to isolate the drains of  
17 the first and second non-volatile elements from the supply means during a  
18 program cycle of the memory device, the drains of the first and second non-  
19 volatile elements being connected to drains of the respective transistors, the  
20 supply means being connected to sources of the respective transistors, the sources  
21 of the respective transistors being also connected to the sources of the first  
22 transistors of the cross-coupled inverters

23 wherein the static memory means comprises a pair of cross-coupled  
24 inverters.

1       2.    (previously presented) A memory device according to claim 1, wherein  
2    said non-volatile memory elements comprise embedded flash or EEPROM  
3    elements.

1       3.    (previously presented) A memory device according to claim 1, wherein  
2    said non-volatile memory elements comprise double or single poly floating gate  
3    type memory cells.

1       4.    (previously presented) A memory device according to claim 1, wherein  
2    said non-volatile memory elements comprise devices which can be programmed  
3    and erased by means of tunneling of charges.

1       5.    (previously presented) A memory device according to claim 1, wherein the  
2    non-volatile memory elements are programmed with opposite data.

1       6.    (canceled).

1       7.    (previously presented) A memory device according to claim 1, wherein  
2    one or more respective selection transistors are provided, by means of which the  
3    nodes are communicatively coupled to the read and/or write lines.

1       8.    (previously presented) A memory device according to claim 1, including  
2    one or more isolation transistors.

1       9.    (previously presented) A reconfigurable programmable logic device  
2    including a memory device according to claim 1.

1       10.    (previously presented) A field programmable gate array including a  
2    memory device according to claim 1.

1       11.    (previously presented) A memory device according to claim 1, wherein  
2    gates of the respective transistors are connected together to receive a common  
3    signal.

1 12. (canceled).